SOTAVerified

High-Level Synthesis

Papers

Showing 1120 of 96 papers

TitleStatusHype
A scalable and efficient convolutional neural network accelerator using HLS for a System on Chip designCode1
AutoPhase: Compiler Phase-Ordering for High Level Synthesis with Deep Reinforcement LearningCode1
GenGNN: A Generic FPGA Framework for Graph Neural Network AccelerationCode1
LL-GNN: Low Latency Graph Neural Networks on FPGAs for High Energy PhysicsCode1
Design and Implementation of an FPGA-Based Hardware Accelerator for TransformerCode1
Accelerating Recurrent Neural Networks for Gravitational Wave ExperimentsCode1
Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNsCode1
AutoPhase: Juggling HLS Phase Orderings in Random Forests with Deep Reinforcement LearningCode1
HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Level Synthesis Design TasksCode1
LeFlow: Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural NetworksCode1
Show:102550
← PrevPage 2 of 10Next →

No leaderboard results yet.