SOTAVerified

High-Level Synthesis

Papers

Recently AddedMost HypedMost ActiveNeeds VerificationMost Verified

Showing 1–50 of 96 papers

TitleStatusHype
Allo: A Programming Model for Composable Accelerator DesignCode3
HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and BeyondCode2
HLSTransform: Energy-Efficient Llama 2 Inference on FPGAs Via High Level SynthesisCode2
Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model InferenceCode2
Fast inference of deep neural networks in FPGAs for particle physicsCode2
LLM-DSE: Searching Accelerator Parameters with LLM AgentsCode1
HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Level Synthesis Design TasksCode1
Design and Implementation of an FPGA-Based Hardware Accelerator for TransformerCode1
rule4ml: An Open-Source Tool for Resource Utilization and Latency Estimation for ML Models on FPGACode1
SynthAI: A Multi Agent Generative AI Framework for Automated Modular HLS Design GenerationCode1
Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNsCode1
GNNHLS: Evaluating Graph Neural Network Inference via High-Level SynthesisCode1
Towards a Comprehensive Benchmark for High-Level Synthesis Targeted to FPGAsCode1
Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-ExpertsCode1
DGNN-Booster: A Generic FPGA Accelerator Framework For Dynamic Graph Neural Network InferenceCode1
LL-GNN: Low Latency Graph Neural Networks on FPGAs for High Energy PhysicsCode1
PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNsCode1
GenGNN: A Generic FPGA Framework for Graph Neural Network AccelerationCode1
Accelerating Recurrent Neural Networks for Gravitational Wave ExperimentsCode1
A scalable and efficient convolutional neural network accelerator using HLS for a System on Chip designCode1
AutoPhase: Juggling HLS Phase Orderings in Random Forests with Deep Reinforcement LearningCode1
AutoPhase: Compiler Phase-Ordering for High Level Synthesis with Deep Reinforcement LearningCode1
LeFlow: Enabling Flexible FPGA High-Level Synthesis of Tensorflow Deep Neural NetworksCode1
Iceberg: Enhancing HLS Modeling with Synthetic DataCode0
Embedded FPGA Acceleration of Brain-Like Neural Networks: Online Learning to Scalable Inference—0
iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs—0
Intelligent4DSE: Optimizing High-Level Synthesis Design Space Exploration with Graph Neural Networks and Large Language Models—0
Enhancing CuFP Library with Self-Alignment TechniqueCode0
Can Reasoning Models Reason about Hardware? An Agentic HLS Perspective—0
A Reconfigurable Stream-Based FPGA Accelerator for Bayesian Confidence Propagation Neural Networks—0
Exploring Code Language Models for Automated HLS-based Hardware Generation: Benchmark, Infrastructure and Analysis—0
MetaML-Pro: Cross-Stage Design Flow Automation for Efficient Deep Learning Acceleration—0
Neural Architecture Codesign for Fast Physics ApplicationsCode0
Intelligent experiments through real-time AI: Fast Data Processing and Autonomous Detector Control for sPHENIX and future EIC detectors—0
Agentic-HLS: An agentic reasoning based high-level synthesis system using large language models (AI for EDA workshop 2024)Code0
KALAM: toolKit for Automating high-Level synthesis of Analog computing systeMs—0
Hierarchical Mixture of Experts: Generalizable Learning for High-Level SynthesisCode0
Learning to Compare Hardware Designs for High-Level SynthesisCode0
Are LLMs Any Good for High-Level Synthesis?—0
Efficient Task Transfer for HLS DSE—0
HENNC: Hardware Engine for Artificial Neural Network-based Chaotic Oscillators—0
Exploring the Limitations of Kolmogorov-Arnold Networks in Classification: Insights to Software Training and Hardware ImplementationCode0
CuFP: An HLS Library for Customized Floating-Point OperatorsCode0
Deep Inverse Design for High-Level SynthesisCode0
Automated C/C++ Program Repair for High-Level Synthesis via Large Language Models—0
New Solutions on LLM Acceleration, Optimization, and Application—0
Cross-Modality Program Representation Learning for Electronic Design Automation with High-Level Synthesis—0
fSEAD: a Composable FPGA-based Streaming Ensemble Anomaly Detection LibraryCode0
Fast Algorithms for Spiking Neural Network Simulation with FPGAsCode0
Skip the Benchmark: Generating System-Level High-Level Synthesis Data using Generative Machine LearningCode0
Show:102550
← PrevPage 1 of 2Next →

No leaderboard results yet.