SOTAVerified

High-Level Synthesis

Papers

Showing 110 of 96 papers

TitleStatusHype
Iceberg: Enhancing HLS Modeling with Synthetic DataCode0
Embedded FPGA Acceleration of Brain-Like Neural Networks: Online Learning to Scalable Inference0
iDSE: Navigating Design Space Exploration in High-Level Synthesis Using LLMs0
LLM-DSE: Searching Accelerator Parameters with LLM AgentsCode1
Intelligent4DSE: Optimizing High-Level Synthesis Design Space Exploration with Graph Neural Networks and Large Language Models0
HLS-Eval: A Benchmark and Framework for Evaluating LLMs on High-Level Synthesis Design TasksCode1
Enhancing CuFP Library with Self-Alignment TechniqueCode0
Design and Implementation of an FPGA-Based Hardware Accelerator for TransformerCode1
Can Reasoning Models Reason about Hardware? An Agentic HLS Perspective0
A Reconfigurable Stream-Based FPGA Accelerator for Bayesian Confidence Propagation Neural Networks0
Show:102550
← PrevPage 1 of 10Next →

No leaderboard results yet.