SOTAVerified

Image Denoising in FPGA using Generic Risk Estimation

2021-11-16Unverified0· sign in to hype

Rinson Varghese, Chandrasekhar Seelamantula, Rathna G N, Ashutosh Gupta, Debajyoti Dhar

Unverified — Be the first to reproduce this paper.

Reproduce

Abstract

The generic risk estimator addresses the problem of denoising images corrupted by additive white noise without placing any restriction on the statistical distribution of the noise. In this paper, we discuss an efficient FPGA implementation of this algorithm. We use the undecimated Haar wavelet transform with shrinkage parameters for each sub-band as the denoising function. The computational complexity and memory requirement of the algorithm is first analyzed. To optimize the performance, a combination of convolution and recursion is employed to realize Haar filter bank and gradient descent algorithm is used to find the shrinkage parameters. A fully pipelined and parallel architecture is developed to achieve high throughput. The proposed design achieves an execution time of 3.5ms for an image of size 512x512. We also show that the recursive implementation of Haar wavelet is more expensive than the direct implementation in terms of hardware utilization.

Tasks

Reproductions